Can someone help me fully understand this circuit? Specifically what happens when both NMOS of TG1 and TG2 are on.