I understand what each electronic component does, I'm now trying to understand how they are used in a circuit.
I have this old clock radio I'm using as a basis on understanding.
If has a analog side (power) and digital side (chip by TI -- TMS3450NL)
Page 10 of the attached file is the general overview of its working with more details in pages 1 to 9.
QUESTIONS (a lot):
1) I understand there is a analog signal coming off the transformer secondary supply the power at 60 Hz (since I'm in the US.
I also assume this analog wave is a sine wave since that is what should be generated by the power company.
Question: Why are they running this feed though a resistor before it gets to the chip ?
2) It appear the return to the transformer (Vss) is just the negative part of the sine wave.
The positive portion (Vdd) of the wave is being being looped back to the primary input (60 Hz)
I get why the diode is there (to block the primary wave feeding the chip on the Vdd side)
Question: Why the electrolytic cap, and diode between Vss and Vdd and also why the resistor
on the Vdd line between the two?.
I have this old clock radio I'm using as a basis on understanding.
If has a analog side (power) and digital side (chip by TI -- TMS3450NL)
Page 10 of the attached file is the general overview of its working with more details in pages 1 to 9.
QUESTIONS (a lot):
1) I understand there is a analog signal coming off the transformer secondary supply the power at 60 Hz (since I'm in the US.
I also assume this analog wave is a sine wave since that is what should be generated by the power company.
Question: Why are they running this feed though a resistor before it gets to the chip ?
2) It appear the return to the transformer (Vss) is just the negative part of the sine wave.
The positive portion (Vdd) of the wave is being being looped back to the primary input (60 Hz)
I get why the diode is there (to block the primary wave feeding the chip on the Vdd side)
Question: Why the electrolytic cap, and diode between Vss and Vdd and also why the resistor
on the Vdd line between the two?.
Attachments
-
280.9 KB Views: 38