If you have to grind out simple clock schemes for a design a single chip, using a fraction of its resources,
can produce a number of clock variants. Note chip has a lot of other stuff, like ARM core, Analog (SAR, DelSig,
Vref, DAC, Mixer, OpAmps, Comparators, Muxes....), digital from simple gates, LUT , flops, to PWM, Timers, DSP.
Drag and Drop design, right click to config.
Clock designs like this require no code. I think, for example, one could do a 64 bit seq clk on onechip as
example. Basically an N clk type capability.
Also by using LUT one can make very unusual phased/sequenced arrangements. So for example you could
generate within a clock phase a sequence of clocks.....
Regards, Dana.
can produce a number of clock variants. Note chip has a lot of other stuff, like ARM core, Analog (SAR, DelSig,
Vref, DAC, Mixer, OpAmps, Comparators, Muxes....), digital from simple gates, LUT , flops, to PWM, Timers, DSP.
Drag and Drop design, right click to config.
Clock designs like this require no code. I think, for example, one could do a 64 bit seq clk on onechip as
example. Basically an N clk type capability.
Also by using LUT one can make very unusual phased/sequenced arrangements. So for example you could
generate within a clock phase a sequence of clocks.....
Regards, Dana.
Attachments
-
35.6 KB Views: 4
-
35.6 KB Views: 20
Last edited: