Help me please!!

Thread Starter

ah_gal06

Joined Jul 22, 2007
5
i have a few qns for D Flip Flop..
1. if the clock is low, how it will affect the output?
2. if D is connected to NOT Q, what does it mean?

thanks a lot!
 

Thread Starter

ah_gal06

Joined Jul 22, 2007
5
On successive clock-edges the input D and output Q will switch from one state to another, i.e. 0-1-0-1-0-1....

Dave
does it mean that NOT Q will send signal to D then Q will follow D?

sorry if i make u guys confuse.. the image is in the attachment. can u explain to me how the circuit works?
 

Attachments

hgmjr

Joined Jan 28, 2005
9,027
Based on the diagram you have supplied, you can expect the Q output to change state with each depression of the switch. Some provision for de-bouncing the switch will need to be provided.

hgmjr
 

Dave

Joined Nov 17, 2003
6,969
does it mean that NOT Q will send signal to D then Q will follow D?
Yes, but Q will only follow the change on D at the clock edge - this is a fundamental feature of flip-flops that differentiate them from other such devices such as latches.

For example: D is at 1 and at the clock-edge Q goes to 1 and NOT-Q goes to 0 - this 0 is fed back to D, however Q does not follow D and go to 0 until the clock changes again. It is a cyclic process that alters every time the clock changes.

Dave
 
Top