hi @KeithWalkerI have not yet successfully communicated with an ATTiny. After many attempts, I found that Windows keeps replacing the drivers with ones that don't work!
thanks for response
parsing the GPS data using Verilog Hardware Description Language (Verilog HDL) through uart interface.
i need to get results in nmea format..
can u help writing verilog code
Thanks for replay..Can I write the code, yes, will I write it for you, no
but I'll help you on the journey.
So first up , need to know what your Verilog experience is,
what code have you learnt
what software are you intending to use / have used.
can you tell me what you understand by a UART
can you tell us what you know about NMEA format
what module are you using for GPS reception,
what do you know about the format of the data out of the gps module
What do you expect to do with the NEMA data
Once you have answered all those, then we can get started,
BTW: There is a BIG clue in there about how the task will be significantly simplified,
we can help you get there.
from the gps receiver i need to display nmea data in my pc through uart port and i need to take care only gpgga decoded data(whether its getting decoded data or not) remaining formats i don't needOk, I'm still not clear as to what you want to do with the NEMA data from the GPS receiver ?
going back to the data,
what of the GPGGA string do you wish to decode if any ?
that is fine.thats correct
The GSM module UART connects direct to the PSC.
If your PC does not have a serial port, as most dont
use something like this ( one of many thousand on the internet )
You might also want to look into the GPS module you have , and what it can do,
Most I have used can be controlled via the UART , to only output certain of the NEMA strings,
i.e. the GPA module might even be able to do the filtering for you
|Thread starter||Similar threads||Forum||Replies||Date|
|K||12 Hour Clock Design Help!||General Electronics Chat||3|
|first fpga schematic and pcb design help||FPGAs (Field Programmable Gate Array)||3|
|Considerations For Adding Reset Capability to an FPGA Design||AAC Contributors Forum||0|
|Up for Review: A PWM Driver for FPGA and SoC Design Using Verilog HDL||AAC Contributors Forum||1|
|Nandland FPGA - Was SPAM but now in AAC Design News||FPGAs (Field Programmable Gate Array)||7|
by Jake Hertz
by Jake Hertz
by Steve Arar