All About Circuits

cmos transistor

DickCappels

DickCappels

Joined Aug 21, 2008
10,187
In the structure of most if not all CMOS inverters, there is a parasitic SCR that can be triggered if the VDD or VSS is exceeded and sufficient current is drawn. When that happens, the effect is like shorting VDD to VSS and things get hot in a hurry.
 
crutschow

crutschow

Joined Mar 14, 2008
34,470
The parasitic SCR is triggered by substrate current, either from excess Vdd causing breakdown current, or excess positive or negative input voltage causing large currents through the input protection diodes.

The SCR can also be triggered by substrate photo currents generated by high ionizing radiation levels (but that normally requires a nuclear explosion in the vicinity). ;)
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
E Pass Transistor CMOS power dissipation Homework Help 14
N Which CMOS Transistor is suitable for Power amplification (ranging form 7MHz ~ 9MHz) ? Wireless & RF Design 10
danatic Need explanation on why minimum transistor is 6 for CMOS OR AND INVERT Homework Help 0
Isaac Webb 5 Transistor CMOS AND Gate Digital Design 3
N CMOS transistor sizing Homework Help 8
Similar threads
Pass Transistor CMOS power dissipation
Which CMOS Transistor is suitable for Power amplification (ranging form 7MHz ~ 9MHz) ?
Need explanation on why minimum transistor is 6 for CMOS OR AND INVERT
5 Transistor CMOS AND Gate
CMOS transistor sizing

You May Also Like

Top