All About Circuits

3T DRAM design in Cadence

8

Thread Starter

8051HELP

Joined Nov 27, 2015
5
Hi.

My question is:

Why High value of signal OUT drop down when signal for read information is logical "1".
The signal OUT drop for about 0.7 V. That is case when is treshold voltage lower (bulk and sours is connected together -mosfet with line of information and write line)-that we need to get higher value of OUT (logical 1).

When I use normal shematic without connecting bulk and sours , OUT signal is not sensitive when is read signal is active.
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
E What is the Rank of DRAM FPGAs (Field Programmable Gate Array) 0
M DRAM Refresh circuit principle General Electronics Chat 3
selva97 DRAM || DM(Data Mask) Pin General Electronics Chat 2
V about FPGA Cyclone and FIFO DRAM use FPGAs (Field Programmable Gate Array) 0
V about video FIFO DRAM control General Electronics Chat 0
Similar threads
What is the Rank of DRAM
DRAM Refresh circuit principle
DRAM || DM(Data Mask) Pin
about FPGA Cyclone and FIFO DRAM use
about video FIFO DRAM control

You May Also Like

Top