i need some logic that can force the output to zero when the reset signal is active high. I was thinking about nand gate, but its output is active high even when the input is slow. I need something that gives output only when both input and reset are high.