hi i am designed a multiplexer with active hdl 10.1 and after i compiled and simulated the program successfully. now i want to write an automatic testbench.i can generate the testbench but its incomplete and doesn't have wait sections. can anyone help me how to generate the testbench completely with these wait sections? i attached the codes below
Attachments
-
2.1 KB Views: 1
-
2.3 KB Views: 0