Hi,
When V1 > V2(Vouptut neg. sat.), shouldnt there be an intial negative voltage at V2, plate 'X', as the capacitor hasnt had time to charge?
The timing waveforms are on the .pdf.
Thanks.
When V1 > V2(Vouptut neg. sat.), shouldnt there be an intial negative voltage at V2, plate 'X', as the capacitor hasnt had time to charge?
The timing waveforms are on the .pdf.
Thanks.
Attachments
-
22.8 KB Views: 75
-
27.9 KB Views: 65