All About Circuits

maximum delay path in 4*4 multipler circuit

WBahn

WBahn

Joined Mar 31, 2012
30,055
Looks pretty reasonable.

How might you confirm that your answer is correct?

What is your reason for concluding that it is the path ending with P7 and not the one ending with P6 that is the max delay?

What are the various delay times that come into play? What would be required in order for a different path to be the max delay? How reasonable would it be for those conditions to apply?
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
J Maximum power transfer Power Electronics 10
S How is LED maximum forward current determined, and question about subscripts and superscripts in posts here. General Electronics Chat 15
Dija Angel Calculating maximum delay Digital Design 10
duykwe Footprint drawing - maximum size of a hole PCB Layout , EDA & Simulations 15
B maximum time delay using timer interrupt of timer 1 of 8051 Microcontrollers 4
Similar threads
Maximum power transfer
How is LED maximum forward current determined, and question about subscripts and superscripts in posts here.
Calculating maximum delay
Footprint drawing - maximum size of a hole
maximum time delay using timer interrupt of timer 1 of 8051

You May Also Like

Top