Hello! I need to do a VHDL project of a 16 bit MAC (Adder / Accumulator)
architecture with a structure using RAM, ROM, Multiplexer and Counter.
Does anyone have any idea how this structure would look?
thanks.
architecture with a structure using RAM, ROM, Multiplexer and Counter.
Does anyone have any idea how this structure would look?
thanks.