LTSpice to simulate the CISPR25 test setup

Network Sites:

PCB Layout , EDA & Simulations

LTSpice to simulate the CISPR25 test setup

Thread starter echostar
Start date Jul 16, 2021

Thread Starter

echostar

Jul 16, 2021

Hi,
I tries to simulate the CISPR 25 test setup of the voltage method. The model is attached. In the results, there are some sharp spikes appearing on the S node of the MOSFET.
Can anyone help me to understand why?

You must log in or register to reply here.

Thread starter	Similar threads	Forum	Replies	Date
J	Trying to simulate a passive baxandall tone control with LTSpice...no luck	PCB Layout , EDA & Simulations	9	Dec 29, 2023
K	Simulate 100MHz carrier with LTspice	PCB Layout , EDA & Simulations	25	Dec 25, 2023
J	How to simulate noise in LTSpice	PCB Layout , EDA & Simulations	2	Apr 20, 2023
F	How to simulate thermal noise generated by a resistor in LTSpice	PCB Layout , EDA & Simulations	1	Apr 19, 2023
H	LTspice simulate long cable into DCDC	PCB Layout , EDA & Simulations	7	Mar 28, 2023

Similar threads
Trying to simulate a passive baxandall tone control with LTSpice...no luck
Simulate 100MHz carrier with LTspice
How to simulate noise in LTSpice
How to simulate thermal noise generated by a resistor in LTSpice
LTspice simulate long cable into DCDC

LTSpice to simulate the CISPR25 test setup

Join our Engineering Community! Sign-in with:

LTSpice to simulate the CISPR25 test setup

echostar

Attachments

You May Also Like

Arctic Semiconductor Introduces Novel Low-Power, All-in-One Transceiver

Efficient Discrete Logic Implementation Using MCU Complex Logic Blocks

Intel Spins Off Altera as Independent FPGA Supplier

Keysight Introduces First Integrated Toolset for Quantum System Design