Has anyone got an example (sketch) of the output stages of an ECL gate and its logic function. Thanks