Hello Urgent, I need to design and implement a 4 bit synchronous down counter which without the use of 74ALS113 JK flip-flop, only use NAND gates only. You're help is much needed. Thank you