Can u please post the verilog code for serial adder using fsm.. is it possible to write code for full adder using fsm..
My project is based on fault tolerant system design in FPGA where i have to write codings for Duplex and TMR architecture. Can u please help me how to write codings in verilog for those architectures. Thanks in advance..
http://forum.allaboutcircuits.com/editpost.php?do=editpost&p=564393
My project is based on fault tolerant system design in FPGA where i have to write codings for Duplex and TMR architecture. Can u please help me how to write codings in verilog for those architectures. Thanks in advance..
http://forum.allaboutcircuits.com/editpost.php?do=editpost&p=564393