There used to be some neat ICs that pretty much did it all for you - but most of them are discontinued now. The long gone CA3080 was one of the best known, the LM13700 might still be obtainable.Hello!
This is my attempt at designing a very simple AGC circuit. I configured the JFET like that to change its resistance value automatically and affect the gain of the amplifier U2A. I used U2B to give no amplification for peak input voltages of 0.356V or above. D1 is used to provide negative voltage for the and R7 and C1 to change it to DC. I'm thinking of changing C1 to a larger value to increase the attack time to prevent a rapid change in the gain.
I'm concerned about the output signal of this circuit. For example; As you can see in the file named input 1, with a peak input voltage of 0.356V, the positive peak is less than the negative peak. I do not know why this is happening. I really would love to know the reason behind that.
I have attached pdf files named input 1, input 2 and input 3 which show the testing peak input voltages of 0.356, 0.2 and 0.1 respectively.
Channel 1 shows the input signal, Channel 2: output, Channel 3: DC from R7 and C1 network.
I would love to know if there is a flaw in this circuit or if there is something I forgot to consider about. Are there any necessary improvements I should do?
The overlapping circles have the gain control line leading straight to them.Thank you Ian Field! I can find the LM13700 IC on ebay here: http://www.ebay.co.uk/sch/i.html?_f...RC0.A0.H0.XLM13700.TRS0&_nkw=LM13700&_sacat=0
But I would like to understand the reference typical application design from the datasheet. Link: http://www.ti.com/lit/ds/symlink/lm13700.pdf. I have marked some parts of the circuit that I would like to understand properly. What would be the meaning of the symbol marked in yellow? The components marked in pink and green, what exactly is their job?
This distortion can be reduced by the addition of resistor from drain to gate as described here: http://educypedia.karadimov.info/library/Vishay-Silcnx_FET_VoltCntrlRES_AN105.pdfThat is likely the result of the non-linearity of the FET resistance with signal voltage and polarity.
The maximum gain is determined by the gain-bandwidth (GBW) of the op amp...........
I used another Op-amp (U1C) to compensate for the attenuation caused by the voltage divider. I configured U1B to give a huge amount of gain of 144. Do you think it can do it? Couldn't find maximum gain limitation on the datasheet. TL074: http://www.ti.com/lit/ds/symlink/tl074a.pdf
I have attached the modified circuit here.
You can remove any DC offset by capacitor coupling the output.Hi AlbertHall! I tried that and it does reduce the distortion but it gave me a noticeable DC offset (it moved the sign wave up)
I don't think the simulation has run long enough for the large time-constant of C2 and the scope input resistance to settle to its final DC state.I already have C2 as an AC coupling capacitor when adding the resistor. Not sure if it is a software issue or not. You may look at the attached picture below
You have a capacitor directly connected to the gate of the FET. This to some extent negates the effect of the resistor between drain and gate. You need a resistor between the capacitor and the gate.As you already know, the modified circuit shown in the picture named Modified 1 has very little distortion due to the small input signal caused by the voltage divider. To totally eliminate the distortion, I added a resistor between the drain and the gate as suggested by AlbertHull. To prevent the DC offset, I added the low pass filter. Now both the distortion and DC offset are completely gone as you can see in the attached picture named part 2-2 below. It takes a little bit of time for the DC offset to completely disappear though.
Update: At higher frequencies (above 5KHz) the detector network (R7, C1 and D1) reacts slower. Not exactly sure why. Also the distortion starts to appear but not by much. Just by a tiny bit.
A Gilbert cell is another gain control block - its not easy to do without a balanced output transformer, so no DC offset.You can remove any DC offset by capacitor coupling the output.
|Thread starter||Similar threads||Forum||Replies||Date|
|F||Looking for some help identifying and understanding one of the two components in a circuit I am fixing, should be very simple||Datasheets, Manuals & Parts Identification||7|
|W||analyzing a very simple circuit||General Electronics Chat||2|
|Very simple line follower robot with no microcontroller||General Electronics Chat||12|
|Very simple question about resistors.||Homework Help||4|
|S||Very Simple Automatic 12 volts battery charger[Designed but need modification]||Power Electronics||25|
|Looking for some help identifying and understanding one of the two components in a circuit I am fixing, should be very simple|
|analyzing a very simple circuit|
|Very simple line follower robot with no microcontroller|
|Very simple question about resistors.|
|Very Simple Automatic 12 volts battery charger[Designed but need modification]|
by Robert Keim
by Aaron Carman