SRAM simulation in LT Spice ..#2

Thread Starter

Anastangi

Joined Jan 2, 2022
3
please anyone can solve it.
using LTspice
Task#3: Create a schematic of the SRAM Sense amplifier > Pre_charge the Bit and
Bit_Bar to VDD > Now apply a voltage difference of 0.5 V on two bit lines and sense
it using word_Line and Sense_En inputs. The outputs Data and Data_Bar should
establish a perfect logic 0 and logic 1. Simulate and record the resulting plots.
 

Attachments

Thread Starter

Anastangi

Joined Jan 2, 2022
3
yes but i need some hints related to this question which shared i tried many times but not clarify this question sir.
 

Thread Starter

Anastangi

Joined Jan 2, 2022
3
This is my output of 6T_SRAM circuit and output but i need some help . how i use
Word_Line and write driver transistors flip the data stored at node Q
and Q_bar ?
Any suggestions realted to it to slove it.
 

Attachments

Top