All About Circuits

Signal integrity - GND plane

Search Forums New Posts
N

Thread Starter

nirbec89

Joined Feb 25, 2021
37
Hi All,
I'm designing a MCU controlled, 3 channels SSR output board.

I attached a snapshot of the layout & the relevant schematic symbols for this question:
Does it matter if there is copper pour of the negative source terminal under the positive source terminal?
The frequency is quite low, 500Hz for this case, so i guess it won't have big impact, if any impact at all.

Is it better to keep the layout like this? or avoid placing the copper pour under the positive terminals?

Also, should i place flyback diode for these SSRs?

Thank you,
 

Attachments

You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
MCH170 PCB signal degradation PCB Layout , EDA & Simulations 12
Y signal integrity ringing proper interpretation of VIA S-param Wireless & RF Design 1
T High density layout standards ... placement and return path signal integrity PCB Layout , EDA & Simulations 5
Y time domain reflectometry in PCB S-maram design for signal integrity PCB Layout , EDA & Simulations 2
A Signal integrity analysis HYPERLYNX Digital Design 2
Similar threads
PCB signal degradation
signal integrity ringing proper interpretation of VIA S-param
High density layout standards ... placement and return path signal integrity
time domain reflectometry in PCB S-maram design for signal integrity
Signal integrity analysis HYPERLYNX

You May Also Like

Top