Suppose I design an OR gate such that the output voltage is high when either of the input voltage is high. So far so good. But if I add a load at the output, the output voltage can change and can drop to a level of logic zero. How do we get around this problem?