Facebook
Google
GitHub
Linkedin
Hello everyone,
I built a simple 4-layer PCB in CST which consists of just one conductor going from Top to Bottom through a signal VIA sorrounded by Stitching VIAs that connected between L2 & L3. Now I am trying to run Surface Current Simulation to see the behavior of the current.
These are my results:
As it is shown, there are no current colors on the Stitching VIAs for some reason. I need to understand please if it is ok because when my lecturer showed us an example, it was something like that:
Where the left VIA is the stitching (there are current colors) and the right one is the signal VIA (there are no colors) which is in opposite to my case.
Thank you in advanced!
I built a simple 4-layer PCB in CST which consists of just one conductor going from Top to Bottom through a signal VIA sorrounded by Stitching VIAs that connected between L2 & L3. Now I am trying to run Surface Current Simulation to see the behavior of the current.
These are my results:
As it is shown, there are no current colors on the Stitching VIAs for some reason. I need to understand please if it is ok because when my lecturer showed us an example, it was something like that:
Where the left VIA is the stitching (there are current colors) and the right one is the signal VIA (there are no colors) which is in opposite to my case.
Thank you in advanced!
