Facebook
Google
GitHub
Linkedin
I need a help on logical circuits ;
1. Use Karnough map for optimizing the following logical function y = f(a,b,c,d)=∪(4,12,6,14, 0,1,3,2) and draw the circuit.
2. Replace all components in the diagram from point 1 with NAND gates
3.Using panels check whether circuits designed in point 1 and 2 work correctly (according to the table of truth).
Can somebody help me on it , after designing the circuits I need to implement that circuit on JBB (Java BreadBoard)
http://www.cs.york.ac.uk/netpro/bboard/
1. Use Karnough map for optimizing the following logical function y = f(a,b,c,d)=∪(4,12,6,14, 0,1,3,2) and draw the circuit.
2. Replace all components in the diagram from point 1 with NAND gates
3.Using panels check whether circuits designed in point 1 and 2 work correctly (according to the table of truth).
Can somebody help me on it , after designing the circuits I need to implement that circuit on JBB (Java BreadBoard)
http://www.cs.york.ac.uk/netpro/bboard/
