So what results did you expect?I receive results not that I expected for

Happy New Year to you.hi, @Ian0
Nowhere on my post do I say MOSFET, it says FET.
Your sim shows only a Gain of about 4.5, I hardly call that a working solution.
E
Thanks for your answer, I did not note that the excersise says to do a parametric analysis to find VAMPL (I chose 10m just to extract a result). So only this parameter I can change.hi mich,
Check this Vgs for a 10mV signal.
E
Update:
Reduce the 1meg down to say 100k and place the 1meg from Vcc to the Gate, bias the FET On.
Check bias volatge and adjust the 100k value to suit the required Drain voltage.
View attachment 256594

| Thread starter | Similar threads | Forum | Replies | Date |
|---|---|---|---|---|
|
|
Designing audio JFET front end for low THD+N | Analog & Mixed-Signal Design | 24 | |
|
|
JFET switch question | Homework Help | 16 | |
|
|
Help with PN4392 JFET | Analog & Mixed-Signal Design | 29 | |
| B | constant current source using p-channel JFET | Analog & Mixed-Signal Design | 12 | |
|
|
LSK3S9 dual JFET (in monolithic device) | General Electronics Chat | 7 |