R1 should be >> R2 but low enough to insure leakage x R1 << Vbe. That allows most UP output current to go into base to saturate the transistor. General rule of thumb to insure transistor saturates Ib ~= Ic / 10. Regards, Dana.