Hi !
whenever the CPU generate an address in general it makes any address without any restriction on its bits values( 0/1) , if I have a direct mapping, then the CPU will read the address in parts ... tag | block's number(LINE)|block's offset , what's not making sense for is the tag part .. how do we have the same Line/block but with different tag? in other words what's actually the logical view thinking should I take whenever I deal with tags? may please any real life analogy emulate the tag manipulation? thanks alot.
all other parts of address are understandable for me, just the part of "tag" is still confusing me .. exactly how two address with same LINE/OFFSET but different just only in tag ..
Another question in context: what does it mean that my processor is one byte addressable ? does it mean that my processor at every transaction would hold one byte?
thanks alot
whenever the CPU generate an address in general it makes any address without any restriction on its bits values( 0/1) , if I have a direct mapping, then the CPU will read the address in parts ... tag | block's number(LINE)|block's offset , what's not making sense for is the tag part .. how do we have the same Line/block but with different tag? in other words what's actually the logical view thinking should I take whenever I deal with tags? may please any real life analogy emulate the tag manipulation? thanks alot.
all other parts of address are understandable for me, just the part of "tag" is still confusing me .. exactly how two address with same LINE/OFFSET but different just only in tag ..
Another question in context: what does it mean that my processor is one byte addressable ? does it mean that my processor at every transaction would hold one byte?
thanks alot
Last edited: