- Joined Nov 17, 2019
Yes, you're right. I just figured out what the problem is according to my professor's advice. thanks, anyway.Quartus is a FPGA design tool from Intel.
Try asserting (taking it low) the reset early in the simulation sequence. The problem may be that the simulator assumes the flip flops come up in an unknown state. Once they're in an unknown state, even though they may be toggling, the simulator doesn't know what their state is.
You should study all things from all sources (directly) related to your (future) job ←But glad found this site : learned ALOT from people here than that school : alot gained..Alot..wish can get degree from this site
|Thread starter||Similar threads||Forum||Replies||Date|
|K||Creating MOD-12 Asynchronous Down Counter from MOD-16 Asynchronous Down Counter||Homework Help||10|
|N||Asynchronous Counter NOT Working Properly!||Homework Help||2|
|Y||Modulo-6 asynchronous counter||General Electronics Chat||3|
|J||Design asynchronous (ripple) counter, up count counter, with a modulo-13 using D flip-flop||Homework Help||1|
|C||Looking for schematic for 9-0 down counter using jk flipflops ( asynchronous )||Homework Help||6|
|Creating MOD-12 Asynchronous Down Counter from MOD-16 Asynchronous Down Counter|
|Asynchronous Counter NOT Working Properly!|
|Modulo-6 asynchronous counter|
|Design asynchronous (ripple) counter, up count counter, with a modulo-13 using D flip-flop|
|Looking for schematic for 9-0 down counter using jk flipflops ( asynchronous )|