All About Circuits

strategy for controlling the upper and lower limit of a pulse

Y

Thread Starter

yef smith

Joined Aug 2, 2020
860
Hello, I have built the following circuit in LTSPICE.
I have two nets D_pre and D plots shown below currently my pulse at D from -1 to -7 i want to change Net D pulse to be -3 to -5.
What is the strategy to do it?
LTSPICE file is attached.
Thanks.

1712773063239.png1712773027794.png
1712772977977.png
 

Attachments

You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
Y analog pulse shaping strategy question Analog & Mixed-Signal Design 11
Y strategy for designing a locking component in PLL Analog & Mixed-Signal Design 10
Y routing strategy recommendations in ALTIUM PCB Layout , EDA & Simulations 4
Y stackup DC bias of multiple devices strategy question PCB Layout , EDA & Simulations 0
Y feeding network strategy for simultaniosly supplying amplifiers question PCB Layout , EDA & Simulations 0
Similar threads
analog pulse shaping strategy question
strategy for designing a locking component in PLL
routing strategy recommendations in ALTIUM
stackup DC bias of multiple devices strategy question
feeding network strategy for simultaniosly supplying amplifiers question

You May Also Like

Top