- Joined Dec 27, 2015
thank you, great explainThe resistor and capacitor result in a relatively slowly changing waveform. As a result, the circuit does not pass through the transition region (which is rather poorly defined to begin with) quickly. The noise in the signal can result in the output of the logic gate flailing (switching back and forth many times which it should only change once).
|Thread starter||Similar threads||Forum||Replies||Date|
|Modify Duty cycle by 20 to 50 times||Digital Design||2|
|Schmitt trigger based NAND gate||IC Design||0|
|C||Problems with BJT Schmitt Trigger (+button weirdness)||General Electronics Chat||23|
|Begginer question about Schmitt trigger inverter||General Electronics Chat||12|
|D||Schmitt Trigger Question||General Electronics Chat||2|