8 bit programmable frequency divider with upward counting and comparator circuit.
Only hct/hc ic allowed. The oscilator should provide two clock signals with the freq (1) 5.7HZ
and (2) 540 kHZ and also a bistable mode (to manual control the clock signal)
I only designed the block diagram, I need your help now to design the schematic!!!

 

hi V3,
Welcome to AAC.
Please post your attempt at answering the problem, we can then help you.
E

 

8 bit programmable frequency divider with upward counting and comparator circuit.
Only hct/hc ic allowed. The oscilator should provide two clock signals with the freq (1) 5.7HZ
and (2) 540 kHZ and also a bistable mode (to manual control the clock signal)
I only designed the block diagram, I need your help now to design the schematic!!!

How does your block diagram provide for the bistable mode?

If you have an adequate block diagram, then the translation from that to a schematic should be reasonably straightforward, or should at least make it fairly obvious which specific issues need to be addressed.

 

So this is what i've done so far... the clock generator is not important for now, i'll design it later using 555. My question now... (this project should later be done on a PCB and i have concerns about the selecting value for dividing. I was thinking to use a 8 dip switch but the switch should provide either 0 or 1 logic not 1 or off (grey square in proteus) how can i do that?