Hi, I am designing a 3-bit dual-slope integrating ADC. The sample and hold circuit that I have designed operates well if the input voltage is positive. However, when the input voltage becomes negative, the lowest voltage that it can output is -0.5. Any idea how to solve this problem???