problem with designing multiplexer in active hdl 10.1

Network Sites:

FPGAs (Field Programmable Gate Array)

problem with designing multiplexer in active hdl 10.1

Thread starter tia2017
Start date Oct 26, 2017

Thread Starter

tia2017

Oct 26, 2017

hi i'm designing a multiplexer using active hdl 10.1 and i got this code from some site but when i simulate it all outputs are undefined and i don't know why. i compiled the code and it shows no error. i attached the code below in a text file.

You must log in or register to reply here.

Thread starter	Similar threads	Forum	Replies	Date
	Problem with Ratline in easyeda circuit designing tool!	General Electronics Chat	0	Feb 15, 2019
M	Problem Facing while designing an EMI Filter for CE102 test (MIL-STD-461)	Power Electronics	2	Oct 30, 2018
	Problem in designing the power supply dc to dc with ucx84x	Power Electronics	17	Apr 28, 2018
T	problem with noise in designing transimpedance amplifier	Analog & Mixed-Signal Design	0	Sep 17, 2017
I	problem with designing an audio amplifier	Analog & Mixed-Signal Design	18	Nov 13, 2014

Similar threads
Problem with Ratline in easyeda circuit designing tool!
Problem Facing while designing an EMI Filter for CE102 test (MIL-STD-461)
Problem in designing the power supply dc to dc with ucx84x
problem with noise in designing transimpedance amplifier
problem with designing an audio amplifier

problem with designing multiplexer in active hdl 10.1

Join our Engineering Community! Sign-in with:

problem with designing multiplexer in active hdl 10.1

tia2017

Attachments

You May Also Like

Intel Clocks ‘World’s Fastest Desktop Processor’ at 6.2 GHz Frequency

Introduction to the Full-Bridge Rectifier

Remembering Caroline Haslett, a Staunch Advocate for Women in Engineering

STMicro, ADI, and Rohm Release New Op Amps for Industrial Applications