All About Circuits

PCI-e Gen3 to Gen4

Search Forums New Posts
N

Thread Starter

NDPaw

Joined Feb 11, 2020
1
Hi! I faced the task of combining the data streams from two PCI-e Gen3 (x8 lanes each) devices to one data stream x8 lanes but with speed of Gen4. I.e. "pack" two slow streams in one fast stream, so that the Host can recognize in this stream what information from the first device and which from the second. Is it possible to do with some special IC (without custom FPGA-circuit) - maybe, PCI-e switch or somethink similar?

Thanks!
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
Trumpeldor Industrial PCIe Gen3 (NVMe) to USB 3.2 Bridge – Part or Architecture Recommendation Digital Design 1
E PCIe Gen3/Gen4 Eye opening requirements PCB Layout , EDA & Simulations 0
Enshuo How to select the clock gen of common clock, SRNS, and SRIS for PCIe Gen4? General Electronics Chat 0
Electronic_Maniac PCIe internal clock speeds - Gen3 General Electronics Chat 4
Daan1997 Difference Gen4 HMI and Beaglebone displays Automation, Robotics & Control 0
Similar threads
Industrial PCIe Gen3 (NVMe) to USB 3.2 Bridge – Part or Architecture Recommendation
PCIe Gen3/Gen4 Eye opening requirements
How to select the clock gen of common clock, SRNS, and SRIS for PCIe Gen4?
PCIe internal clock speeds - Gen3
Difference Gen4 HMI and Beaglebone displays

You May Also Like

Top