There is a way to setup a logic analyzer to show the address locations so you can know what the logic states or logic status is happening at the address location. It looks like a timeline of address locations across the logic analyzer and you can view all the logic signals. I'm just not sure how to put the address locations.