Can anyone help me out in implementation of a barrel processor on a FPGA. The processor has to execute only one instruction from each thread at a time upto 'N' available threads. Can anyone help me out with an architecture for a barrel processor. I need to implement in VHDL.
-
Thanks,
UDAY
-
Thanks,
UDAY