Basically I came up with this equation A+C'D'+BC'+BD', then I put it in terms of not-and-or gates, but now I am having trouble with transferring it to all NAND gates. I also am not sure how to implement this WITH the 2 decoders afterwards.

Is anyone able to help me? I can show you my work I've done by hand and on my computer via quartus.