All About Circuits

clock divider

Search Forums New Posts
A

Thread Starter

anu_123

Joined Jul 12, 2008
1
plz tell me a generic method of design a clock divider by any even number N,let suppose 6 with exactly 50% duty cycle.
 
SgtWookie

SgtWookie

Joined Jul 17, 2007
22,230
Clock a D-type flip-flop with the Q\ output tied to the input. That will give you a /2 output with a 50% duty cycle.

Cascade any number of FF's for however far you want to divide it.
Propagation delays will be cumulative, however.
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
Huzaifa Asif Clock frequency divider circuit Homework Help 14
T Clock Divider with DFF and 4:1 mux (VHDL) Digital Design 2
imzack Clock Divider General Electronics Chat 3
S high speed clock divider General Electronics Chat 2
K clock divider in VHDL - why is my code not working? FPGAs (Field Programmable Gate Array) 2
Similar threads
Clock frequency divider circuit
Clock Divider with DFF and 4:1 mux (VHDL)
Clock Divider
high speed clock divider
clock divider in VHDL - why is my code not working?

You May Also Like

Top