That being the case, can you scroll down further and see how they apply transistor models to facilitate the circuit analysis?Figure 6 shows the circuit of which i am talking about.
Can you explain what you find unclear in their explanation?I do not understand how they have applied KVL in that link
by Jake Hertz
by Jake Hertz
by Jake Hertz
by Aaron Carman