Facebook
Google
GitHub
Linkedin
Processor's on-chip caches are conventionally designed using SRAM and embedded DRAM (eDRAM). Emerging technologies for designing caches are Phase Change RAM, memristor (resistive RAM) and magnetic RAM (STT-RAM). This tool allows modeling both 2D and 3D caches designed with all these memory technologies.
Source-code is here https://code.ornl.gov/3d_cache_modeling_tool/destiny and technical report is here https://www.academia.edu/9741921/Ex...of_3D_NVM_and_eDRAM_Caches_Using_DESTINY_Tool
Source-code is here https://code.ornl.gov/3d_cache_modeling_tool/destiny and technical report is here https://www.academia.edu/9741921/Ex...of_3D_NVM_and_eDRAM_Caches_Using_DESTINY_Tool
