Hello all,
I'm currently attempting to build a 4-bit D-Flip Flop counter to go through a sequence of numbers (5 -> 0 -> 9 -> 3) in Verilog with a structural design. The counter simply needs to go through the sequence and when reset, begin again at 5. I was wondering if I could receive any guidance for this design, as I'm simply not sure where to begin. Any advice is greatly appreciated. Thank you!
I'm currently attempting to build a 4-bit D-Flip Flop counter to go through a sequence of numbers (5 -> 0 -> 9 -> 3) in Verilog with a structural design. The counter simply needs to go through the sequence and when reset, begin again at 5. I was wondering if I could receive any guidance for this design, as I'm simply not sure where to begin. Any advice is greatly appreciated. Thank you!