All About Circuits

verilog case statement

Search Forums New Posts
T

Thread Starter

taimoortareen

Joined Feb 22, 2014
1
hi ,
i am facing a problem in verilog case statement .when i put inputs (00,01,10,11) at inputs 00 and 10 to cntrl1 and cntrl2, it outputs the value from in0.
i use Xilinx software and my code is as follows :

module multiplexer(out,in0,in1,in2,in3,cntrl1,cntrl2);

input in0,in1,in2,in3,cntrl1,cntrl2;
output out;
reg out;

always @(in0 or in1 or in2 or in3 or cntrl1 or cntrl2)

case ({cntrl2,cntrl2})

2'b00 : out = in0;
2'b01 : out = in1;
2'b10 : out = in2;
2'b11 : out = in3;
default : $display("Please check control bits");
endcase

endmodule
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
Gr10 How to make a filter stopband in Verilog using the coefficients? Homework Help 0
GRVEN21 Requesting Feedback on My FSM Verilog Article for Portfolio Homework Help 2
RK37 Use Verilog to Describe a Combinational Circuit: the “If” and “Case” Statements AAC Contributors Forum 0
T Verilog - Separating bits for case statement Homework Help 3
S Verilog using Procedural Statements (always or case) Programming & Languages 1
Similar threads
How to make a filter stopband in Verilog using the coefficients?
Requesting Feedback on My FSM Verilog Article for Portfolio
Use Verilog to Describe a Combinational Circuit: the “If” and “Case” Statements
Verilog - Separating bits for case statement
Verilog using Procedural Statements (always or case)

You May Also Like

Top