I am supposed to use 2-input NAND gates for this circuit, but I only have 3-input NAND gates and I can't seem to get the equations in the form of a 3-input NAND. Attached is the lab, my kmaps, and truth table.
If anyone is willing to help, I'd greatly appreciate it.
If anyone is willing to help, I'd greatly appreciate it.
Attachments
-
260.3 KB Views: 7
-
14.3 KB Views: 5