I'm a bit confused by this line, could you explain it to me as well as the purpose of the NAND gate? Thank you!As you can see the diode is installed to make the rising edge from the first NAND gate act almost instantly while the transition from high to low from the first NAND gate is delayed by the time constant set by VR1 and C1 or VR2 and C2.
Here is my attempt at sketching a Deadtime Diagram in order to clarify the concept.I'm a bit confused by this line, could you explain it to me as well as the purpose of the NAND gate? Thank you!
Ken-ji