The problem is to do a full adder module with data input X, Y, carry input Cin and Sum output S and carry output Cout. It says to design using 3-8 decoder, which i already did, but now I need to design it using 4-1 multiplexers, do i need to find stuff like Minterm and S1,2,3,4 ??. How can I go about solving this??