I was reading this discussion - Interlock Discussion, because I want to design a Half Bridge MOSFET driver, with interlock. I recreated both the circuits in LTspice that were recommended
The logic I want is -
In1 In2 Op
0 0 both OFF
1 0 Up MOS ON, BOT MOS OFF
0...