1. VasantJ3

    Is there a way to make the verilog port declaration based on a MACRO value

    Basically, what I am trying to achieve is that, There is a macro REG_COUNT. Based on the value inside the macro, the N number registers get initialized. But I also want to create dedicated output ports from each of these registers. The number of registers is based on the REG_COUNT macro value...