process technology

  1. T

    analog IC design in the submicron technology (12nm<L<180nm)

    Hi everyone, I come accross to learn to design in submicron wiht cadence virtuoso with the process technology (12nm<L<180nm). as I am a guy who likes to do hand calculation and estimate before simulation, I got struck how the square law model does not provide any resulte that make sense with the...
Top