ddr

Hi, I am designing a DDR3 UDIMM module for PC for my own experimental interest. The config I am aiming for is 128*8 organization, 16 chips in total (dual rank, 8 DRAM chips per rank). I really put a lot of research for DDR3, including length matching, termination, signal routing etc...