d flip-flops

This circuit is supposed to divide clk signal by 3. However, when I try to simulate I get this issue: Analysis: Time step too small; time = 1e-07, timestep = 1.2207e-19: trouble with dflop-instance a5 I've tried changing pulse parameters but nothing seems to work