You can predict it with an analog simulator using accurate models for the IC circuitry, or you can measure the delay in an actual circuit with a high speed oscilloscope.I want to know how delay is calculated for a digital circuit. Most journals/papers state delay values when they are comparing circuits.. how is this done?
1) No. How do you calculate the delay from the layout only? It's more than just the propagation delay of the traces. You need the transistor characteristics along with the layout parasitics to put in an analog (Spice) simulator, which then simulates the delay.Hey guys. Thanks a lot. That really helped. Two questions-
1) I want to calculate delay for a digital circuit. crutschow.. : Why should i use an analog simulator.. the most accurate way to get delay would be from the layout of the digital circuit, right? is there freeware to do it?
2) Also, i want to calculate area of a layout design..? how do i do that? any free tools available?
|Thread starter||Similar threads||Forum||Replies||Date|
|B||VLSI Cadence simulation HW||Homework Help||0|
|M||VLSI Tecnology minimum size||IC Design||10|
|How 10bit SAR ADC achieves 12bit resolution||Analog & Mixed-Signal Design||4|
|Cadence simulation NMOS and PMOS||Homework Help||0|
|LTspice and Electric – (VLSI) - Simulation error||Homework Help||4|