All About Circuits

VHDL Timescale

T

tshuck

Joined Oct 18, 2012
3,534
No, not that I'm aware of.

The simulation timescale is set in the simulator.

I never understood why Verilog included it...:confused:
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
itskrish test bench code Homework Help 1
M SPI EEPROM 25LC1024 VHDL question FPGAs (Field Programmable Gate Array) 1
omarnossa7 VHDL Code, when I try to simulate it, the signals does not work, losses, show a orange color PCB Layout , EDA & Simulations 0
stryker1803 Created a project for my Zybo Z7 - 7010 but it wont work. FPGAs (Field Programmable Gate Array) 2
V VHDL Timescale FPGAs (Field Programmable Gate Array) 1
Similar threads
test bench code
SPI EEPROM 25LC1024 VHDL question
VHDL Code, when I try to simulate it, the signals does not work, losses, show a orange color
Created a project for my Zybo Z7 - 7010 but it wont work.
VHDL Timescale

You May Also Like

Top